Automatic generation of memory built-in self-test cores for system-on-chip
- 14 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
[[abstract]]Memory testing is becoming the dominant factor in testing a system-on-chip (SoC), with the rapid growth of the size and density of embedded memories. To minimize the test effort, we present an automatic generation framework of memory built-in self-test (BIST) cores for SoC designs. The BIST generation framework is a much improved one of our previous work. Test integration of heterogeneous memory architectures and clusters of memories are focused on. The automatic test grouping and scheduling optimize the overhead in test time, performance, power consumption, etc. Furthermore, with our novel BIST architecture, the BIST cores can be accessed via an on-chip bus interface (e.g., AMBA), which eases the control of testing and diagnosis in a typical SoC scenario. With a configurable and extensible architecture, the proposed framework facilitates easy memory test integration for core providers as well as system integrators[[fileno]]2030243030007[[department]]資訊工程學This publication has 9 references indexed in Scilit:
- Programmable memory BIST and a new synthesis frameworkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault modeling and test algorithm development for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A programmable BIST architecture for clusters of multiple-port SRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- BRAINS: a BIST compiler for embedded memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An effective distributed BIST architecture for RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000
- A programmable BIST core for embedded DRAMIEEE Design & Test of Computers, 1999
- Processor-based built-in self-test for embedded DRAMIEEE Journal of Solid-State Circuits, 1998
- AMBA: enabling reusable on-chip designsIEEE Micro, 1997
- Industrial BIST of embedded RAMsIEEE Design & Test of Computers, 1995