BRAINS: a BIST compiler for embedded memories
- 7 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A built-in self-test (BIST) compiler for embedded memories, called BRAINS (Bist for RAm IN Seconds), is proposed. According to the memory specifications and test requirements entered by the user, BRAINS generates the synthesizable BIST code in Verilog as well as the corresponding BIST activation sequence and test-bench. The synthesis scripts for a commercial synthesis tool are also generated automatically. The architecture for the BIST circuits generated by BRAINS is an improved version of our previous design. The new design provides at-speed testing, diagnosis support, and programmable March test algorithms. The BIST compiler framework facilitates the generation of BIST circuits for various SRAM and DRAM architectures and configurations-BRAINS supports commonly used memory cores such as SRAM, EDO DRAM, SDRAM, etc. It is easy to use BRAINS for customized embedded memories. We have designed the system so that future extension to other types of memory can be done under the same framework.Keywords
This publication has 10 references indexed in Scilit:
- Rambist builder: a methodology for automatic built-in self-test design of embedded ramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Testing Embedded Memories: Is BIST The Ultimate Solution?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- On programmable memory built-in self test architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Programmable memory BIST and a new synthesis frameworkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A realistic self-test machine for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A tool for automatic generation of BISTed and transparent BISTed RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Simulation-based test algorithm generation for random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A programmable BIST core for embedded DRAMIEEE Design & Test of Computers, 1999
- Processor-based built-in self-test for embedded DRAMIEEE Journal of Solid-State Circuits, 1998
- Built-In Self-Testing RAM: A Practical AlternativeIEEE Design & Test of Computers, 1987