An ultra-large capacity single-chip memory architecture with self-testing and self-repairing
- 2 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 576-581
- https://doi.org/10.1109/iccd.1992.276222
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Approaching a nanosecond: a 32 bit adderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimization of the number of levels of hierarchy in large-scale hierarchical memory systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 15 ns 16 Mb CMOS SRAM with reduced voltage amplitude data busPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A novel built-in self-repair approach to VLSI memory yield enhancementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 10ns 4Mb BICMOS TTL SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A 20-ns 4-Mb CMOS SRAM with hierarchical word decoding architectureIEEE Journal of Solid-State Circuits, 1990
- An overview of deterministic functional RAM chip testingACM Computing Surveys, 1990
- A 1 mu A retention 4 Mb SRAM with a thin-film-transistor load cellPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A divided word-line structure in the static RAM and its application to a 64K full CMOS RAMIEEE Journal of Solid-State Circuits, 1983
- Functional Testing of Semiconductor Random Access MemoriesACM Computing Surveys, 1983