Minimizing gain degradation in lateral PNP bipolar junction transistors using gate control

Abstract
No abstract available