Short channel models and scaling limits of SOI and bulk MOSFETs
- 1 January 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 29 (2) , 122-125
- https://doi.org/10.1109/4.272115
Abstract
No abstract availableThis publication has 16 references indexed in Scilit:
- Physics and technology of ultra short channel MOSFET devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fabrication of CMOS on ultrathin SOI obtained by epitaxial lateral overgrowth and chemical-mechanical polishingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-voltage ULSI designIEEE Journal of Solid-State Circuits, 1993
- MOSFET scaling limits determined by subthreshold conductionIEEE Transactions on Electron Devices, 1989
- Short-channel effects in SOI MOSFETsIEEE Transactions on Electron Devices, 1989
- Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET'sIEEE Transactions on Electron Devices, 1983
- Short-channel MOST threshold voltage modelIEEE Journal of Solid-State Circuits, 1982
- VLSI limitations from drain-induced barrier loweringIEEE Transactions on Electron Devices, 1979
- C.M.O.S. devices fabricated on buried SiO 2 layers formed by oxygen implantation into siliconElectronics Letters, 1978
- Ion-implanted complementary MOS transistors in low-voltage circuitsIEEE Journal of Solid-State Circuits, 1972