Test methodology for the McKinley processor
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 578-585
- https://doi.org/10.1109/test.2001.966676
Abstract
The McKinley processor is the result of a joint design effort between Intel and Hewlett-Packard engineers, and is the second processor implementation of the Itanium/sup TM/ processor family (IPF) architecture. This paper describes the methodology developed for testing a complex high-performance microprocessor design. An overview of the processor is presented, along with the goals for the test methodology. Details of the test control blocks, scan methodology, and clocking are given. The scanlatch design, trade-offs and verification processes are discussed, along with some details of ATPG modeling and memory array testing. Finally, some results are presented.Keywords
This publication has 15 references indexed in Scilit:
- 100 nm gate length high performance/low power CMOS transistor structurePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- DFT advances in the Motorola's MPC7400, a PowerPC/sup TM/ G4 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Weak write test mode: an SRAM cell stability design for test techniquePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Control strategies for chip-based DFT/BIST hardwarePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability access of the high speed test features in the Alpha 21264 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Microprocessor test and test tool methodology for the 500 MHz IBM S/390 G5 chipPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test methodology for a microprocessor with partial scanPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Quad DCVS dynamic logic fault modeling and testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of cache test hardware on the HP PA8500Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Introducing the IA-64 architectureIEEE Micro, 2000