A 21-ns 32 K×8 CMOS static RAM with a selectively pumped p-well array

This publication has 8 references indexed in Scilit:

• Two-13 ns-64K CMOS SRAM's with very low active power and improved asynchronous circuit techniques
  IEEE Journal of Solid-State Circuits, 1986
• A versatile, high-performance, double-level-poly double-level-metal, 1.2-micron CMOS technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• A selectively pumped p-well memory array technology for high density static RAMs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• A 10-/spl mu/W standby power 256K CMOS SRAM
  IEEE Journal of Solid-State Circuits, 1985
• A 45-ns 256K CMOS static RAM with a tri-level word line
  IEEE Journal of Solid-State Circuits, 1985
• A 256K CMOS SRAM with variable impedance data-line loads
  IEEE Journal of Solid-State Circuits, 1985
• Ion-implanted thin polycrystalline-silicon high-value resistors for high-density poly-load static RAM applications
  IEEE Transactions on Electron Devices, 1985
• A low power 46 ns 256 kbit CMOS static RAM with dynamic double word line
  IEEE Journal of Solid-State Circuits, 1984