Low power CMOS clock buffer
- 17 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 4, 355-358
- https://doi.org/10.1109/iscas.1994.409270
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Clocking strategies in high performance processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimum tapered bufferIEEE Journal of Solid-State Circuits, 1992
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992
- Variable-taper CMOS buffersIEEE Journal of Solid-State Circuits, 1991
- CMOS tapered bufferIEEE Journal of Solid-State Circuits, 1990
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuitsIEEE Journal of Solid-State Circuits, 1984