The impact of high-κ gate dielectrics and metal gate electrodes on sub-100 nm MOSFETs
- 1 July 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 46 (7) , 1537-1544
- https://doi.org/10.1109/16.772508
Abstract
The potential impact of high-/spl kappa/ gate dielectrics on device short-channel performance is studied over a wide range of dielectric permittivities using a two-dimensional (2-D) simulator implemented with quantum mechanical models. It is found that the short-channel performance degradation is caused by the fringing fields from the gate to the source/drain regions. These fringing fields in the source/drain regions further induce electric fields from the source/drain to channel which weakens the gate control. The gate dielectric thickness-to-length aspect ratio is a proper parameter to quantify the percentage of the fringing field and thus the short channel performance degradation. In addition, the gate stack architecture plays an important role in the determination of the device short-channel performance degradation. Using double-layer gate stack structures and low-/spl kappa/ dielectric as spacer materials can well confine the electric fields within the channel thereby minimizing short-channel performance degradation. The introduction of a metal gate not only eliminates the poly gate depletion effect, but also improves short-channel performance. Several approaches have been proposed to adjust the proper threshold voltage when midgap materials or metal gates are used.Keywords
This publication has 12 references indexed in Scilit:
- Accurate doping profile determination using TED/QM models extensible to sub-quarter micron nMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design considerations of high-κ gate dielectrics for sub-0.1-μm MOSFET'sIEEE Transactions on Electron Devices, 1999
- Leakage current comparison between ultra-thin Ta2O5 films and conventional gate dielectricsIEEE Electron Device Letters, 1998
- Modeled tunnel currents for high dielectric constant dielectricsIEEE Transactions on Electron Devices, 1998
- Properties of amorphous and crystalline Ta2O5 thin films deposited on Si from a Ta(OC2H5)5 precursorJournal of Applied Physics, 1998
- Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET'sIEEE Electron Device Letters, 1997
- MOSFET transistors fabricated with high permitivity TiO/sub 2/ dielectricsIEEE Transactions on Electron Devices, 1997
- Reliable tantalum-gate fully-depleted-SOI MOSFET technology featuring low-temperature processingIEEE Transactions on Electron Devices, 1997
- 1.5 nm direct-tunneling gate oxide Si MOSFET'sIEEE Transactions on Electron Devices, 1996
- A simple model for quantisation effects in heavily-doped silicon MOSFETs at inversion conditionsSolid-State Electronics, 1994