Low-power SRAM circuit design
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- A 1-V 1-Mb SRAM for portable equipmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Techniques to reduce power in fast wide memories [CMOS SRAMs]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Dynamic leakage cut-off scheme for low-voltage SRAM'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A step-down boosted-wordline scheme for 1-V battery-operated fast SRAM'sIEEE Journal of Solid-State Circuits, 1998
- A charge-transfer amplifier and an encoded-bus architecture for low-power SRAM'sIEEE Journal of Solid-State Circuits, 1998
- Low-power SRAM design using half-swing pulse-mode techniquesIEEE Journal of Solid-State Circuits, 1998
- A low voltage SRAM for embedded applicationsIEEE Journal of Solid-State Circuits, 1997
- Low-supply-noise low-power embedded modular SRAMIEE Proceedings - Circuits, Devices and Systems, 1996
- Trends in low-power RAM circuit technologiesProceedings of the IEEE, 1995
- A single bitline cross-point cell activation (SCPA) architecture for ultra low power SRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993