Demystifying 3D ICs: The Pros and Cons of Going Vertical
Top Cited Papers
- 21 November 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 22 (6) , 498-510
- https://doi.org/10.1109/mdt.2005.136
Abstract
This article provides a practical introduction to the design trade-offs of the currently available 3D IC technology options. It begins with an overview of techniques, such as wire bonding, microbumps, through vias, and contactless interconnection, comparing them in terms of vertical density and practical limits to their use. We then present a high-level discussion of the pros and cons of 3D technologies, with an analysis relating the number of transistors on a chip to the vertical interconnect density using estimates based on Rent's rule. Next, we provide a more detailed design example of inductively coupled interconnects, with measured results of a system fabricated in a 0.35-μm technology and an analysis of misalignment and crosstalk tolerances. Lastly, we present a case study of a fast Fourier transform (FFT) placed and routed in a 0.18-μm through-via silicon-on-insulator (SOI) technology, comparing the 3D design to a traditional 2D approach in terms of wire length and critical-path delay.Keywords
This publication has 12 references indexed in Scilit:
- Megapixel CMOS image sensor fabricated in three-dimensional integrated circuit technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- 3D processing technology and its impact on iA32 microprocessorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Proximity communicationIEEE Journal of Solid-State Circuits, 2004
- Through wafer interconnects on active pMOS devicesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- 1.27Gb/s/pin 3mW/pin wireless superconnect (WSC) interface schemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design tools for 3-D integrated circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 4 Gbps high-density AC coupled interconnectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Power trends and performance characterization of 3-dimensional integration for future technology generationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Thermal analysis of three-dimensional (3-D) integrated circuits (ICs)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2001
- A 3-D stacked chip packaging solution for miniaturized massively parallel processingIEEE Transactions on Advanced Packaging, 1999