Worst-case analysis to obtain stable read/write DC margin of high density 6T-SRAM-array with local Vth variability

This publication has 15 references indexed in Scilit:

• Low-power embedded SRAM modules with expanded margins for writing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Re-Examination of Impact of Intrinsic Dopant Fluctuations on Static RAM (SRAM) Static Noise Margin
  Japanese Journal of Applied Physics, 2005
• Variability in sub-100nm SRAM designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
• Modeling and estimation of failure probability due to parameter variations in nano-scale SRAMs for yield enhancement
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004
• A study of the threshold voltage variation for ultra-small bulk and SOI CMOS
  IEEE Transactions on Electron Devices, 2001
• Modeling statistical dopant fluctuations in MOS transistors
  IEEE Transactions on Electron Devices, 1998
• Matching properties of MOS transistors
  IEEE Journal of Solid-State Circuits, 1989
• Static-noise margin analysis of MOS SRAM cells
  IEEE Journal of Solid-State Circuits, 1987
• Characterisation and modeling of mismatch in MOS transistors for precision analog design
  IEEE Journal of Solid-State Circuits, 1986