Supply current monitoring in cmos circuits for reliability prediction and test

Abstract
The monitoring of supply current in CMOS VLSI devices has been suggested as a tool for both detecting reliability hazards and increasing the effectiveness of standard functional testing. This paper reviews these techniques and describes a method used at Lancaster for evaluating the IDDQ test.

This publication has 8 references indexed in Scilit: