A high-density dual-port memory cell operation and array architecture for ULSI DRAMs

This publication has 11 references indexed in Scilit:

• A divided/shared bit-line sensing scheme for ULSI DRAM cores
  IEEE Journal of Solid-State Circuits, 1991
• A High-Density Dual-Port Memory Cell Operation For ULSI DRAMs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1991
• Pipelined architecture for fast CMOS buffer RAMs
  IEEE Journal of Solid-State Circuits, 1990
• A high random-access-data-rate 4 Mb DRAM with pipeline operation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• A divided/shared bitline sensing scheme for 64 Mb DRAM core
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• New DRAM noise generation under half-V/sub cc/ precharge and its reduction using a transposed amplifier
  IEEE Journal of Solid-State Circuits, 1989
• A 32 K ASIC synchronous RAM using a two-transistor basic cell
  IEEE Journal of Solid-State Circuits, 1989
• Twisted bit-line architectures for multi-megabit DRAMs
  IEEE Journal of Solid-State Circuits, 1989
• A Twisted Bit Line Technique for Multi-Mb Drams
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1988
• A 5 V-only 64K dynamic RAM based on high S/N design
  IEEE Journal of Solid-State Circuits, 1980