Efficient modular design of TSC checkers for m-out-of-2m codes
- 1 March 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 37 (3) , 301-309
- https://doi.org/10.1109/12.2167
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Efficient modular design of m -out-of-2 m TSC checkers, for m =2
K
−1, K >2Electronics Letters, 1985
- Design and Application of Self-Testing Comparators Implemented with MOS PLA'sIEEE Transactions on Computers, 1984
- A New Design Method for m-Out-of-n TSC CheckersIEEE Transactions on Computers, 1983
- Test Generation for MOS Circuits Using D-AlgorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Design of Self-Checking MOS-LSI Circuits: Application to a Four-Bit MicroprocessorIEEE Transactions on Computers, 1980
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976
- Note on Self-Checking CheckersIEEE Transactions on Computers, 1974
- Easily Testable Cellular Realizations for the (Exactly P)-out-of n and (p or More)-out-of n Logic FunctionsIEEE Transactions on Computers, 1974
- Design of Totally Self-Checking Check Circuits for m-Out-of-n CodesIEEE Transactions on Computers, 1973