Synthesis of Sequential Circuits for Robust Path Delay Fault Testability

This publication has 24 references indexed in Scilit:

• A Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Equivalence of robust delay-fault and single stuck-fault test generation
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Synthesis of multi-level combinational circuits for complete robust path delay fault testability
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Synthesis of sequential circuits for parallel scan
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Arrangement of latches in scan-path design to improve delay fault coverage
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Testability-preserving circuit transformations
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Synthesis and optimization procedures for robustly delay-fault testable combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Robust delay-fault test generation and synthesis for testability under a standard scan design methodology
  Published by Association for Computing Machinery (ACM) ,1991
• Design of robustly testable combinational logic circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Scan Design Using Standard Flip-Flops
  IEEE Design & Test of Computers, 1987