A 6.5-ns GaAs 20*20-b parallel multiplier with 67-ps gate delay

This publication has 12 references indexed in Scilit:

• A buried p-layer self-aligned process for high-yield LSI circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• GaAs prescalers and counters for fast-settling frequency synthesizers
  IEEE Journal of Solid-State Circuits, 1990
• A 5.1-GHz 1.9-mW GaAs binary frequency divider
  IEEE Electron Device Letters, 1989
• A 6.75 ns 16*16 bit multiplier in single-level-metal CMOS technology
  IEEE Journal of Solid-State Circuits, 1989
• GaAs low-power integrated circuits for a high-speed digital signal processor
  IEEE Transactions on Electron Devices, 1989
• A 40-ps high electron mobility transistor 4.1 K gate array
  IEEE Journal of Solid-State Circuits, 1988
• A sub-10-ns 16×16 multiplier using 0.6-μm CMOS technology
  IEEE Journal of Solid-State Circuits, 1987
• An ECL 5000-gate gate array with 190-ps gate delay
  IEEE Journal of Solid-State Circuits, 1986
• A GaAs 12 × 12 bit expandable parallel multiplier LSI using sidewall-assisted closely-spaced electrode technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1984
• A high-speed LSI GaAs 8x8 bit parallel multiplier
  IEEE Journal of Solid-State Circuits, 1982