Low-Complexity High-Speed Decoder Design for Quasi-Cyclic LDPC Codes
Top Cited Papers
- 26 February 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 15 (1) , 104-114
- https://doi.org/10.1109/tvlsi.2007.891098
Abstract
This paper studies low-complexity high-speed decoder architectures for quasi-cyclic low density parity check (QC-LDPC) codes. Algorithmic transformation and architectural level optimization are incorporated to reduce the critical path. Enhanced partially parallel decoding architectures are proposed to linearly increase the throughput of conventional partially parallel decoders through introducing a small percentage of extra hardware. Based on the proposed architectures, a (8176, 7154) Euclidian geometry-based QC-LDPC code decoder is implemented on Xilinx field programmable gate array (FPGA) Virtex-II 6000, where an efficient nonuniform quantization scheme is employed to reduce the size of memories storing soft messages. FPGA implementation results show that the proposed decoder can achieve a maximum (source data) decoding throughput of 172 Mb/s at 15 iterationsKeywords
This publication has 19 references indexed in Scilit:
- Low Complexity, High Speed Decoder Architecture for Quasi-Cyclic LDPC CodesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A Synthesizable IP Core for DVB-S2 LDPC Code DecodingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Efficient high-speed quasi-cyclic LDPC decoder architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A Flexible Hardware Encoder for Low-Density Parity-Check CodesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- LDPC code construction with flexible hardware implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Semi-parallel reconfigurable architectures for real-time LDPC decodingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A 54 Mbps (3,6)-regular FPGA LDPC decoderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On circulant low density parity check codesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Near optimum universal belief propagation based decoding of low-density parity check codesIEEE Transactions on Communications, 2002