Feedback-controlled split-path CMOS buffer
- 24 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 4, 300-303 vol.4
- https://doi.org/10.1109/iscas.1996.541961
Abstract
New CMOS buffers, called feedback-controlled split-path (FS) CMOS buffers, are proposed and analyzed. By using the control of the output feedback signal, the short-circuit current of the output stage can be eliminated. The pull-high and pull-down driving paths of the output stage are split and they can be sized individually to acquire lower delay time, smaller area, and lower power dissipation. A general method is also proposed to further eliminate the short-circuit current in each stage of the FS buffer and to reduce the area, power dissipation, and delay time. High-speed buffers operated at 200 MHz are designed with 0.5ns rise/fall time and 2.5 nF output load. Simulation results show that the power-delay product of the FS buffers with two split-paths and four split-paths are only 59% and 47% that of the conventional fixed-taper buffer, respectively.Keywords
This publication has 8 references indexed in Scilit:
- Clocking strategies in high performance processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Low power CMOS clock bufferPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimum tapered bufferIEEE Journal of Solid-State Circuits, 1992
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992
- Variable-taper CMOS buffersIEEE Journal of Solid-State Circuits, 1991
- CMOS tapered bufferIEEE Journal of Solid-State Circuits, 1990
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuitsIEEE Journal of Solid-State Circuits, 1984