Built-in self-testing of random-access memories
- 1 October 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Computer
- Vol. 23 (10) , 45-56
- https://doi.org/10.1109/2.58236
Abstract
Built-in self-test (BIST) methods are examined, including the fault models and the test algorithms on which the BIST implementations are based. The notion of generic test architectures suitable for implementing a wide variety of test algorithms is introduced. A taxonomy for test architectures is provided and used to categorize BIST implementations, and important implementations are surveyed. It is demonstrated that BIST is a viable solution to the problem of testing large memories and that approaches based on test architectures rather than on test algorithms are more versatile and will likely predominate in the future.<>Keywords
This publication has 14 references indexed in Scilit:
- A new array architecture for parallel testing in VLSI memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 55-ns 16-Mb DRAM with built-in self-test function using microprogram ROMIEEE Journal of Solid-State Circuits, 1990
- A built-in self-test algorithm for row/column pattern sensitive faults in RAMsIEEE Journal of Solid-State Circuits, 1990
- A multibit test trigger circuit for megabit SRAMsIEEE Journal of Solid-State Circuits, 1990
- Parallel testing for pattern-sensitive faults in semiconductor random-access memoriesIEEE Transactions on Computers, 1989
- A 14 ns 256 K*1 CMOS SRAM with multiple test modesIEEE Journal of Solid-State Circuits, 1989
- A 60-ns 4-Mbit CMOS DRAM with built-in selftest functionIEEE Journal of Solid-State Circuits, 1987
- A New Parallel Test Approach for Large MemoriesIEEE Design & Test of Computers, 1986
- A Self-Testing Dynamic RAM ChipIEEE Journal of Solid-State Circuits, 1985
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976