Quiescent current estimation based on quality requirements
- 1 January 1993
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Presents a novel approach to estimate the I/sub ddq/ current in faulty CMOS integrated circuits. This new methodology is not based on the prior knowledge of the faulty device resistance. Instead of that, the approach proposes the characterization of the quiescent current by evaluating the minimal power-bus current corresponding to an output voltage range characterized by the designer to be defective. This output voltage is defined by the designer in order to meet some desirable quality requirements for the circuit on the design, for instance, minimum acceptable noise immunity and maximum time delay. For the design of built-in current sensors, these quality requirements define the minimum current resolution. This approach is exemplified with the characterization of an in-house developed cell library.Keywords
This publication has 8 references indexed in Scilit:
- A MIXED FUNCTIONAL/IDDQ TESTING METHODOLOGY FOR CMOS TRANSISTOR FAULTSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- THE BEHAVIOR AND TESTING IMPLICATIONS OF CMOS IC LOGIC GATE OPEN CIRCUITSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- CURRENT VS. LOGIC TESTING OF GATE OXIDE SHORT, FLOATING GATE AND BRIDGING FAILURES IN CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Quiescent current estimation for current testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CMOS bridging fault detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- I/sub DDQ/ testing because 'zero defects isn't enough': a Philips perspectivePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test generation for current testing (CMOS ICs)IEEE Design & Test of Computers, 1990
- A self-testing ALU using built-in current sensingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989