A MIXED FUNCTIONAL/IDDQ TESTING METHODOLOGY FOR CMOS TRANSISTOR FAULTS
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- CMOS IC stuck-open-fault electrical effects and design considerationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Electrical properties and detection methods for CMOS IC defectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Layout-driven test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Built-in current testing-feasibility studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The architecture of the GenTest sequential test generatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testing for parametric faults in static CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On detecting single and multiple bridging faults in CMOS circuits using the current supply monitoring methodPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS bridging fault detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- QUIETEST: a quiescent current testing methodology for detecting leakage faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test generation for current testing (CMOS ICs)IEEE Design & Test of Computers, 1990