AN ACCURATE BRIDGING FAULT TEST PATTERN GENERATOR
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 411-418
- https://doi.org/10.1109/test.1991.519701
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Fault detection effectiveness of weighted random patternsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Accurate modeling and simulation of bridging faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Diagnosing CMOS bridging faults with stuck-at fault dictionariesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Realistic fault modeling for VLSI testingPublished by Association for Computing Machinery (ACM) ,1987
- A Practical Approach to Fault Simulation and Test Generation for Bridging FaultsIEEE Transactions on Computers, 1985
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985
- Testing for Bridging Faults (Shorts) in CMOS CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Physical Versus Logical Fault Models MOS LSI Circuits: Impact on Their TestabilityIEEE Transactions on Computers, 1980