Deep-submicrometer large-angle-tilt implanted drain (LATID) technology

This publication has 13 references indexed in Scilit:

• A new half-micron p-channel MOSFET with LATIPS (large-tilt-angle implanted punchthrough stopper)
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Gate-capacitance characteristics of deep-submicron LATID (large-angle-tilt implanted drain) MOSFETs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A high-performance 0.25- mu m CMOS technology. II. Technology
  IEEE Transactions on Electron Devices, 1992
• Effects of ion implantation on deep-submicrometer, drain-engineered MOSFET technologies
  IEEE Transactions on Electron Devices, 1991
• Drain-structure design for reduced band-to-band and band-to-defect tunneling leakage
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• Poly-gate sidewall oxidation induced submicrometer MOSFET degradation
  IEEE Electron Device Letters, 1989
• PEPPER-a process simulator for VLSI
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• A framework to evaluate technology and device design enhancements for MOS integrated circuits
  IEEE Journal of Solid-State Circuits, 1989
• A novel submicron LDD transistor with inverse-T gate structure
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1986
• Structure-enhanced MOSFET degradation due to hot-electron injection
  IEEE Electron Device Letters, 1984