Raft: A Novel Program For Rapid-fire Test And Diagnosis Of Digital Logic For Marginal Delays And Delay Faults
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Test Application Timing: The Unexplored Issue in AC TestPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- DELAY TESTING OF DIGITAL CIRCUITS BY OUTPUT WAVEFORM ANALYSISPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Synthesis of delay fault testable combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Advanced automatic test pattern generation techniques for path delay faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Built-in current testing-feasibility studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Very-low-voltage testing for weak CMOS logic ICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of combinational logic circuits for path delay fault testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An efficient nonenumerative method to estimate the path delay fault coverage in combinational circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- An Experimental Delay Test Generator for LSI LogicIEEE Transactions on Computers, 1980