Performance modeling of the interconnect structure of a 3-dimensionally integrated RISC-processor/cache-system
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Characteristics of thin-film devices for a stack-type MCMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Performance modeling of a cache system with three interconnect technologies: cyanate ester PCB, chip-on-board and Cu/PI MCMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new three dimensional IC fabrication technology, stacking thin film DUAL-CMOS layersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Performance improvement of the memory hierarchy of RISC-systems by application of 3-D-technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of CMOS tapered buffer for minimum power-delay productIEEE Journal of Solid-State Circuits, 1994
- Physical scaling and interconnection delays in multichip modulesIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1994
- Future WSI technology: stacked monolithic WSIIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1993
- Evaluation of a three-dimensional memory cube systemIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1993
- Physical design alternatives for RISC workstation packagingIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1993
- Fabrication of three-dimensional IC using `cumulatively bonded IC' (CUBIC) technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990