CML and ECL: optimized design and comparison
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 46 (11) , 1330-1341
- https://doi.org/10.1109/81.802823
Abstract
No abstract availableThis publication has 27 references indexed in Scilit:
- A GaAs HBT 16×16 10-Gb/s/channel crosspoint switchIEEE Journal of Solid-State Circuits, 1997
- A high-speed, low-power bipolar digital circuit for Gb/s LSI's: current mirror control logicIEEE Journal of Solid-State Circuits, 1997
- InP-HBT chip-set for 40-Gb/s fiber optical communication systems operational at 3 VIEEE Journal of Solid-State Circuits, 1997
- A 2.4 Gb/s receiver and a 1:16 demultiplexer in one chip using a super self-aligned selectively grown SiGe base (SSSB) bipolar transistorIEEE Journal of Solid-State Circuits, 1996
- Design considerations for very-high-speed Si-bipolar IC's operating up to 50 Gb/sIEEE Journal of Solid-State Circuits, 1996
- 46 Gb/s DEMUX, 50 Gb/s MUX, and 30 GHz static frequency divider in silicon bipolar technologyIEEE Journal of Solid-State Circuits, 1996
- A plastic packaged 10 Gb/s BiCMOS clock and data recovering 1:4-demultiplexer with external VCOIEEE Journal of Solid-State Circuits, 1996
- Design of a low-power 10 Gb/s Si bipolar 1:16-demultiplexer ICIEEE Journal of Solid-State Circuits, 1996
- A propagation-delay expression and its application to the optimization of polysilicon emitter ECL processesIEEE Journal of Solid-State Circuits, 1988
- Bipolar transistor design for optimized power-delay logic circuitsIEEE Journal of Solid-State Circuits, 1979