A high-speed, low-power bipolar digital circuit for Gb/s LSI's: current mirror control logic
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 32 (2) , 215-221
- https://doi.org/10.1109/4.551913
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- A low-power static frequency divider circuit in bipolar technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A sub-50 psec. 89 K gate ECL-gate array with 480 Kb BiCMOS STRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A novel high-speed low-power tri-state driver flip flop (TD-FF) for ultra-low supply voltage GaAs heterojunction FET LSIsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low-supply voltage GHz MOS integrated circuit for mobile computing systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 2V low-power bipolar logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- 1.65 Gb/s 60 mW 4:1 multiplexer and 1.8 Gb/s 80 mW 1:4 demultiplexer ICs using 2 V 3-level series-gating ECL circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power design methodology for Gbit/s bipolar LSIsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High speed regenerator-section terminatingLSI operating up to 2.5 Gbit/s using 0.5 µmSi bipolar standard-cell technologyElectronics Letters, 1995
- Design techniques for low-voltage high-speed digital bipolar circuitsIEEE Journal of Solid-State Circuits, 1994
- A design methodology of bipolar standard cell LSIs for Gbit/s signal processingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993