An experimental study of testing techniques for bridging faults in CMOS ICs
- 1 June 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 28 (6) , 686-690
- https://doi.org/10.1109/4.217984
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Ultra‐short metformin pretreatment for clomiphene citrate‐resistant polycystic ovary syndromeInternational Journal of Gynecology & Obstetrics, 2005
- Delay test generation. II. Algebra and algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the detection of delay faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Testing for parametric faults in static CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fault simulation of unconventional faults in CMOS circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- Novel design for testability schemes for CMOS ICsIEEE Journal of Solid-State Circuits, 1990
- Quiescent power supply current measurement for CMOS IC defect detectionIEEE Transactions on Industrial Electronics, 1989
- Realistic fault modeling for VLSI testingPublished by Association for Computing Machinery (ACM) ,1987
- Test Considerations for Gate Oxide Shorts in CMOS ICsIEEE Design & Test of Computers, 1986
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978