A numerical analysis of the d.c. performance of small geometry lateral transistors
- 30 November 1974
- journal article
- Published by Elsevier in Solid-State Electronics
- Vol. 17 (11) , 1111-1118
- https://doi.org/10.1016/0038-1101(74)90154-3
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Two-dimensional analysis of lateral-base transistorsElectronics Letters, 1971
- D.C. numerical model for arbitrarily biased bipolar transistors in two dimensionsElectronics Letters, 1970
- Iterative scheme for 1- and 2- dimensional d.c.-transistor simulationElectronics Letters, 1969
- Numerical analysis of forward and reverse bias potential distribution in a 2-dimensional p-n junction with applications to capacitance calculationsElectronics Letters, 1969
- DC analysis of multiple collector and multiple emitter transistors in integrated structuresIEEE Journal of Solid-State Circuits, 1969
- A two-dimensional model for the calculation of common-emitter current gains of lateral p-n-p transistorsSolid-State Electronics, 1968
- On the variation of gain in lateral transistors with bias currentSolid-State Electronics, 1967
- A high-performance lateral geometry transistor for complementary integrated circuitsIEEE Transactions on Electron Devices, 1967
- Theory of lateral transistorsSolid-State Electronics, 1967
- Lateral complementary transistor structure for the simultaneous fabrication of functional blocksProceedings of the IEEE, 1964