Multiple layers of silicon-on-insulator islands fabrication by selective epitaxial growth
- 1 May 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 20 (5) , 194-196
- https://doi.org/10.1109/55.761012
Abstract
This paper presents for the first time, multiple layers of silicon-on-insulator (MLSOI) device islands fabricated using selective epitaxial growth (SEG) and epitaxial lateral overgrowth (ELO) techniques. MLSOI has the potential for ultra dense device integration. SOI device islands as small as 150 nm/spl times/150 nm, with thickness down to 40 nm have been fabricated. SOI device islands (5 /spl mu/m/spl times/500 /spl mu/m) in the second layer have shown no stacking faults in the 1290 islands inspected. To demonstrate the device quality material, fully depleted SOI (FD-SOI) P-MOSFET's were fabricated in the first layer SOI islands with gate lengths down to less than 170 nm. Typically they had low subthreshold leakage, below 0.2 pA//spl mu/m, and a subthreshold swing of 76 mV/dec was measured.Keywords
This publication has 10 references indexed in Scilit:
- Three dimensional ICs, having four stacked active device layersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Multiple layers of silicon-on-insulator (MLSOI) islands fabrication process and fully-depleted SOI pMOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Expression for the growth rate of selective epitaxial growth of silicon using dichlorosilane, hydrogen chloride, and hydrogen in a low pressure chemical vapor deposition pancake reactorJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1997
- Fabrication of ultrathin, highly uniform thin-film SOI MOSFETs with low series resistance using pattern-constrained epitaxyIEEE Transactions on Electron Devices, 1997
- Stacking fault reduction in Silicon-on-Insulator (SOI) islands produced by Selective Epitaxial Growth (SEG) of Silicon using a thermally nitrided SiO2 field insulatorMicroelectronic Engineering, 1997
- A comparative study of advanced MOSFET conceptsIEEE Transactions on Electron Devices, 1996
- Gigascale integration: is the sky the limit?IEEE Circuits and Devices Magazine, 1996
- Stacked CMOS SRAM cellIEEE Electron Device Letters, 1983
- Stacked transistors CMOS (ST-MOS), an NMOS technology modified to CMOSIEEE Transactions on Electron Devices, 1982
- One-gate-wide CMOS Inverter on laser-recrystallized polysiliconIEEE Electron Device Letters, 1980