New static compaction techniques of test sequences for sequential circuits

This publication has 9 references indexed in Scilit:

• Combinational profiles of sequential benchmark circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Compaction of ATPG-generated test sequences for sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Dynamic test compaction for synchronous sequential circuits using static compaction techniques
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• HITEC: a test generation package for sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Comparing topological, symbolic and GA-based ATPGs: an experimental approach
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1996
• On static compaction of test sequences for synchronous sequential circuits
  Published by Association for Computing Machinery (ACM) ,1996
• GATTO: a genetic algorithm for automatic test pattern generation for large synchronous sequential circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
• Redundancy identification/removal and test generation for sequential circuits using implicit state enumeration
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• PROOFS: a fast, memory-efficient sequential circuit fault simulator
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992