LOCSTEP: a logic simulation based test generation procedure
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 110-119
- https://doi.org/10.1109/ftcs.1995.466992
Abstract
We present a method to generate test sequences that detect large numbers of faults (close to or higher than the number of faults that can be detected by deterministic methods) at a cost which is significantly lower than any existing test generation procedure. The generated sequences can be used alone or as prefixes to deterministic test sequences. To generate the sequences, we study the test sequences generated by several deterministic test generation procedures. We show that when deterministic test sequences are applied, the fault free circuits go through sequences of state transitions that have distinct characteristics which are independent of the specific circuit considered. Test sequences with the same characteristics are generated by using logic simulation only on the fault free circuit and considering several random patterns as candidates for inclusion in the test sequence at every time unit. By fault simulating these sequences, we find that the fault coverage achieved is very close to the fault coverage achieved by deterministic sequences and sometimes even higher. In most cases the fault coverage is higher than the fault coverage achieved by nondeterministic procedures based on genetic optimization.Keywords
This publication has 16 references indexed in Scilit:
- The BACK algorithm for sequential test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new test generation method for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Application of homing sequences to synchronous sequential circuit testingIEEE Transactions on Computers, 1994
- Sequential circuit test generation in a genetic algorithm frameworkPublished by Association for Computing Machinery (ACM) ,1994
- Redundancy identification/removal and test generation for sequential circuits using implicit state enumerationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Synchronizing sequences and symbolic traversal techniques in test generationJournal of Electronic Testing, 1993
- The multiple observation time test strategyIEEE Transactions on Computers, 1992
- CRIS: A test cultivation program for sequential VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- PROOFS: a fast, memory-efficient sequential circuit fault simulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Test generation for sequential circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988