Path delay fault simulation of sequential circuits
- 1 December 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 1 (4) , 453-461
- https://doi.org/10.1109/92.250193
Abstract
To analyze path delay faults in synchronous sequential circuits, stimuli are simulated in a dual-vector mode. The signal states represent the logic and transition conditions for two consecutive vectors. After the simulation of each vector, only the activated paths are traced and the corresponding fault effect, if propagated to a flip-flop, is added to its fault list. A path numbering scheme avoids storage of path data which can be generated, if needed, from the path number. The simulation is independent of the specific delays of the combinational elements, and either robust or nonrobust detection can be simulated as options to the user. For robust simulation, an update rule for state variables is proposed whereby a flip-flop is updated with its correct value, provided it is a destination of at least one robustly activated path. This rule gives a higher and more realistic coverage of robustly detected faults. Experimental results verify the effectiveness of the simulator.Keywords
This publication has 10 references indexed in Scilit:
- A Path Delay Fault Simulator for Sequential CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Delay test generation for synchronous sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Delay fault models and test generation for random logic sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Path delay fault simulation algorithms for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- SPADES: a simulator for path delay faults in sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- DynaTAPP: dynamic timing analysis with partial path activation in sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The optimistic update theorem for path delay testing in sequential circuitsJournal of Electronic Testing, 1993
- Generating tests for delay faults in nonscan circuitsIEEE Design & Test of Computers, 1993
- DYNAMITE: an efficient automatic test pattern generation system for path delay faultsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
- On Delay Fault Testing in Logic CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987