A 24-Gb/s Double-Sampling Receiver for Ultra-Low-Power Optical Communication
- 20 December 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 48 (2) , 344-357
- https://doi.org/10.1109/jssc.2012.2227612
Abstract
This paper describes a dense, high-speed, and low-power CMOS optical receiver implemented in a 65-nm CMOS technology. High data rate is achieved using an RC double-sampling front-end and a novel dynamic offset-modulation technique. The low-voltage double-sampling technique provides high power efficiency by avoiding linear high-gain elements conventionally employed in transimpedance-amplifier (TIA) receivers. In addition, the demultiplexed output of the receiver helps save power in the following digital blocks. The receiver functionality was validated by electrical and optical measurements. The receiver achieves up to 24 Gb/s data rate with better than 160-μA current sensitivity in an experiment performed by a photodiode current emulator embedded on-chip. Optical measurements performed by a 1550-nm wire-bonded photodiode show better than - 4.7-dBm optical sensitivity at 24 Gb/s. The receiver offers peak power efficiency of 0.36 pJ/b at 20 Gb/s from a 1.2-V supply and occupies less than 0.0028 mm2 silicon area.Keywords
This publication has 14 references indexed in Scilit:
- Low-Power 16 x 10 Gb/s Bi-Directional Single Chip CMOS Optical Transceivers Operating at ≪ 5 mW/Gb/s/linkIEEE Journal of Solid-State Circuits, 2008
- A Fully Integrated 4$\times$ 10-Gb/s DWDM Optoelectronic Transceiver Implemented in a Standard 0.13 $\mu{\hbox {m}}$ CMOS SOI TechnologyIEEE Journal of Solid-State Circuits, 2007
- A 100-mW 4/spl times/10 Gb/s transceiver in 80-nm CMOS for high-density optical interconnectsIEEE Journal of Solid-State Circuits, 2005
- CMOS transceiver with baud rate clock recovery for optical interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A 1.6 Gb/s, 3 mW CMOS receiver for optical communicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power area-efficient high-speed I/O circuit techniquesIEEE Journal of Solid-State Circuits, 2000
- A semidigital dual delay-locked loopIEEE Journal of Solid-State Circuits, 1997
- A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessorIEEE Journal of Solid-State Circuits, 1996
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- Clock recovery from random binary signalsElectronics Letters, 1975