Buffered banks in multiprocessor systems

This publication has 15 references indexed in Scilit:

• Scrambled storage for parallel memory systems
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• High-bandwidth interleaved memories for vector processors-a simulation study
  IEEE Transactions on Computers, 1993
• Memory-a new era of fast dynamic RAMs (for video applications)
  IEEE Spectrum, 1992
• Increased memory performance during vector accesses through the use of linear address transformations
  IEEE Transactions on Computers, 1992
• A 12 MHz data cycle 4 Mb DRAM with pipeline operation
  IEEE Journal of Solid-State Circuits, 1991
• Accurate modelling of interconnection networks in vector supercomputers
  Published by Association for Computing Machinery (ACM) ,1991
• Address tracing for parallel machines
  Computer, 1991
• Vector Computer Memory Bank Contention
  IEEE Transactions on Computers, 1987
• A Simulation Study of the CRAY X-MP Memory System
  IEEE Transactions on Computers, 1986
• The Prime Memory System for Array Access
  IEEE Transactions on Computers, 1982