Statistically Aware SRAM Memory Array Design
- 6 April 2006
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Increasing process-parameter variations due to technology scaling to nanometer nodes have a significant impact on the circuit design flow. As shown repeatedly in previous work, a worst-case design approach is no longer feasible to guarantee a yielding design. Furthermore, the study of these process-parameter variations on the distributions of performance parameters has been done extensively in the past. However, this will not improve the circuit design unless the statistical information is considered during the optimization of the design. In this paper, we propose a method to minimize the leakage power of a SRAM cell while satisfying conflicting functionality and delay constraints, under these technology variations. Additionally, this method generates power-stability tradeoffs to optimize the circuit for a given yield at design time. Even at cell level, statistically aware design allows both minimal standby leakage power and minimal area.This publication has 15 references indexed in Scilit:
- A small granular controlled leakage reduction system for SRAMsSolid-State Electronics, 2005
- Systematic Analysis of Energy and Delay Impact of Very Deep Submicron Process Variability Effects in Embedded SRAM ModulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Variability in sub-100nm SRAM designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Concordant memory-array design: an integrated statistical approach for high quality gigabit-DRAM designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Ultralow-power SRAM technologyIBM Journal of Research and Development, 2003
- Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuitsProceedings of the IEEE, 2003
- Statistical performance sensitivity-a valuable measure for manufacturing oriented CADPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Statistical estimation of leakage current considering inter- and intra-die process variationPublished by Association for Computing Machinery (ACM) ,2003
- Mathematical Statistics with Mathematica®Published by Springer Nature ,2002
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987