An accurate analytical propagation delay model for high-speed CML bipolar circuits
- 1 January 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 29 (1) , 31-45
- https://doi.org/10.1109/4.272092
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Bipolar transistor scaling for minimum switching delay and energy dissipationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Accurate delay models for digital BiCMOSIEEE Transactions on Electron Devices, 1992
- Physical timing modeling for bipolar VLSIIEEE Journal of Solid-State Circuits, 1992
- An accurate analytical BiCMOS delay expression and its application to optimizing high-speed BiCMOS circuitsIEEE Journal of Solid-State Circuits, 1992
- Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuitsIEEE Journal of Solid-State Circuits, 1990
- An analytical model for the determination of the transient response of CML and ECL gatesIEEE Transactions on Electron Devices, 1990
- An analytical maximum toggle frequency expression and its application to optimizing high-speed ECL frequency dividersIEEE Journal of Solid-State Circuits, 1990
- 22 GHz 1/4 frequency divider using AlGaAs/GaAs HBTsElectronics Letters, 1987
- High-speed frequency dividers using self-aligned AlGaAs/GaAs heterojunction bipolar transistorsIEEE Electron Device Letters, 1987
- The method of estimating delay in switching circuits and the figure of merit of a switching transistorIEEE Transactions on Electron Devices, 1964