Physical timing modeling for bipolar VLSI

This publication has 12 references indexed in Scilit:

• Bipolar timing modeling including interconnects based on parametric correction
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Switch-level timing simulation of bipolar ECL circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
• An accurate analytical delay model for BiCMOS driver circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• Evaluation of delay-time degradation of low-voltage BiCMOS based on a novel analytical delay-time modeling
  IEEE Journal of Solid-State Circuits, 1991
• Accurate analytical delay expressions for ECL and CML circuits and their applications to optimizing high-speed bipolar circuits
  IEEE Journal of Solid-State Circuits, 1990
• An analytical model for the determination of the transient response of CML and ECL gates
  IEEE Transactions on Electron Devices, 1990
• Influence of device parameters on the switching speed of BiCMOS buffers
  IEEE Journal of Solid-State Circuits, 1989
• A propagation-delay expression and its application to the optimization of polysilicon emitter ECL processes
  IEEE Journal of Solid-State Circuits, 1988
• Bipolar transistor design for optimized power-delay logic circuits
  IEEE Journal of Solid-State Circuits, 1979
• Large-Signal Behavior of Junction Transistors
  Proceedings of the IRE, 1954