A Self-Testing and Self-Repairing Structure for Ultra-Large Capacity Memories
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 623-631
- https://doi.org/10.1109/test.1992.527883
Abstract
No abstract availableKeywords
This publication has 21 references indexed in Scilit:
- Approaching a nanosecond: a 32 bit adderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A realistic self-test machine for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fault modeling and test algorithm development for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An ultra-large capacity single-chip memory architecture with self-testing and self-repairingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A 20-ns 4-Mb CMOS SRAM with hierarchical word decoding architectureIEEE Journal of Solid-State Circuits, 1990
- A divided word-line structure in the static RAM and its application to a 64K full CMOS RAMIEEE Journal of Solid-State Circuits, 1983
- Built-in test for complex digital integrated circuitsIEEE Journal of Solid-State Circuits, 1980
- Test Procedures for a Class of Pattern-Sensitive Faults in Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1980
- Selecting Test Patterns for 4K RAMSIEEE Transactions on Manufacturing Technology, 1977
- Techniques for testing the microcomputer familyProceedings of the IEEE, 1976