A high speed CMOS buffer for driving large capacitive loads in digital ASICs
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Feedback-controlled split-path CMOS bufferPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A unified design methodology for CMOS tapered buffersIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- Design of tapered buffers with local interconnect capacitanceIEEE Journal of Solid-State Circuits, 1995
- Optimum buffer circuits for driving long uniform linesIEEE Journal of Solid-State Circuits, 1991
- Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulasIEEE Journal of Solid-State Circuits, 1990
- CMOS tapered bufferIEEE Journal of Solid-State Circuits, 1990
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- An optimized output stage for MOS integrated circuitsIEEE Journal of Solid-State Circuits, 1975