A unified design methodology for CMOS tapered buffers
- 1 March 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 3 (1) , 99-111
- https://doi.org/10.1109/92.365457
Abstract
In this paper, the various disparate approaches to CMOS tapered buffer design are unified into an integrated design methodology. Circuit speed, power dissipation, physical area, and system reliability are the four performance criteria of concern in tapered buffers, and each places a separate, often conflicting, constraint on the design of a tapered buffer. Enhanced short-channel tapered buffer design equations are presented for propagation delay and power dissipation, as well as a new split-capacitor model of hot-carrier reliability of tapered buffers and a two-component physical area model. Each performance criterion is individually investigated and analyzed with respect to the number of stages and tapering factor, and the interaction of the four criteria is examined to develop both a qualitative and a quantitative understanding of the various design tradeoffs. The creation of process dependent look-up tables for optimal buffer design is described, and a methodology to apply these look-up tables to application-specific tapered buffers for both unconstrained and constrained systems is developed.Keywords
This publication has 27 references indexed in Scilit:
- Design-for-reliability rules for hot-carrier resistant CMOS VLSI circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Comments on the optimum CMOS tapered buffer problemIEEE Journal of Solid-State Circuits, 1994
- A unified theory for mixed CMOS/BiCMOS buffer optimizationIEEE Journal of Solid-State Circuits, 1992
- Optimum tapered bufferIEEE Journal of Solid-State Circuits, 1992
- Variable-taper CMOS buffersIEEE Journal of Solid-State Circuits, 1991
- CMOS tapered bufferIEEE Journal of Solid-State Circuits, 1990
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Optimization of device area and overall delay for CMOS VLSI designsProceedings of the IEEE, 1984
- Driving large capacitance in MOS LIS systemsIEEE Journal of Solid-State Circuits, 1984
- CMOS circuit optimizationSolid-State Electronics, 1983