Testing embedded cores using partial isolation rings
- 22 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Test pattern generation with restrictorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A unifying methodology for intellectual property and custom logic testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Test generation for ultra-large circuits using ATPG constraints and test-pattern templatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient test response compression for multiple-output circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Direct access test scheme-design of block and core cells for embedded ASICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automatic test pattern generation for industrial circuits with restrictorsMicroelectronics Journal, 1995
- ATPG based on a novel grid-addressable latch elementPublished by Association for Computing Machinery (ACM) ,1991
- CrossCheck: a cell based VLSI testability solutionPublished by Association for Computing Machinery (ACM) ,1989