Static and low frequency noise characterization in surface- and buried-mode 0.1 μm PMOSFETS

This publication has 8 references indexed in Scilit:

• A channel engineering combined with channel epitaxy optimization and TED suppression for 0.15 μm n-n gate CMOS technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A Comparative Study of Surface and Buried P-Channel 0.10um MOSFETs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2000
• A physics-based short-channel current–voltage model for buried-channel MOSFETs
  Solid-State Electronics, 1999
• Intrinsic 1/f device noise reduction and its effect on phase noise in CMOS ring oscillators
  IEEE Journal of Solid-State Circuits, 1999
• Low Frequency Noise Characterization of 0.18 μm Si CMOS Transistors
  Physica Status Solidi (a), 1998
• Drain-induced barrier lowering in buried-channel MOSFET's
  IEEE Transactions on Electron Devices, 1993
• Improved Analysis of Low Frequency Noise in Field-Effect MOS Transistors
  Physica Status Solidi (a), 1991
• New method for the extraction of MOSFET parameters
  Electronics Letters, 1988