Timing-driven test point insertion for full-scan and partial-scan BIST
- 19 November 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 506-514
- https://doi.org/10.1109/test.1995.529878
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- Combinational profiles of sequential benchmark circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Sequential circuit design using synthesis and optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- PSBIST: A partial-scan based built-in self-test schemePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Programmable space compaction for BISTPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Redundancy removal for sequential circuits without reset statesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Automatic test point insertion for pseudo-random testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A partial scan method for sequential circuits with feedbackIEEE Transactions on Computers, 1990
- Design considerations for Parallel pseudoRandom Pattern GeneratorsJournal of Electronic Testing, 1990
- Testability-Driven Random Test-Pattern GenerationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Probabilistic Treatment of General Combinational NetworksIEEE Transactions on Computers, 1975