Device mismatch in BiCMOS technologies
- 25 June 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- A comprehensive MOSFET mismatch modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Statistical IC simulation based on independent wafer extracted process parameters and experimental designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Effects of metal coverage on MOSFET matchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A comprehensive vertical BJT mismatch modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Effects of stress-induced mismatches on CMOS analog circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Rapid evaluation of the root causes of BJT mismatchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Capacity limits and matching properties of integrated capacitorsIEEE Journal of Solid-State Circuits, 2002
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- Random error effects in matched MOS capacitors and current sourcesIEEE Journal of Solid-State Circuits, 1984
- Random errors in MOS capacitorsIEEE Journal of Solid-State Circuits, 1982