NTL with complementary emitter-follower driver: a high-speed low-power push-pull logic circuit

This publication has 10 references indexed in Scilit:

• A 27 GHz 20 ps PNP technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• The design and optimization of high-performance, double-poly self-aligned p-n-p technology
  IEEE Transactions on Electron Devices, 1991
• NTL with complementary emitter-follower driver: a high-speed low-power push-pull logic circuit
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• Sub-300-ps CBL circuits
  IEEE Electron Device Letters, 1989
• A 23-ps/2.1-mW ECL gate with an AC-coupled active pull-down emitter-follower stage
  IEEE Journal of Solid-State Circuits, 1989
• A submicrometer high-performance bipolar technology
  IEEE Electron Device Letters, 1989
• A 50-ps 7 K-gate masterslice using mixed cells consisting of an NTL gate and an LCML macrocell
  IEEE Journal of Solid-State Circuits, 1987
• Potential of bipolar complementary device/Circuit technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1987
• Advanced 5K-gate bipolar gate array with a 267 ps basic gate delay
  IEEE Journal of Solid-State Circuits, 1984
• A 5K-gate bipolar masterslice LSI with a 500 ps loaded gate delay
  IEEE Journal of Solid-State Circuits, 1983