Analysis of bridging defects in sequential CMOS circuits and their current testability
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 356-360
- https://doi.org/10.1109/edtc.1994.326852
Abstract
Differences between controllability conditions for I/sub DDQ/ detectability iy in CMOS combinational and sequential circuits with bridging defects are presented. The usual detectability condition for current testability of bridges in combinational circuits is shown to fail for defective sequential circuits. A special class of bridges involving memory elements may change the state memorized in the element becoming current undetectable. Conditions for their occurrence have been investigated and their dependence on transistor size ratio and bridge resistance analyzed. A typical scan cell has been studied and its realistic bridges modifying the memorized state, identified.Keywords
This publication has 8 references indexed in Scilit:
- Test generation for current testingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Analysis of redundant structures in combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Current vs. logic testability of bridges in scan chainsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An analysis of feedback bridging faults in MOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A universal test sequence for CMOS scan registersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design and test rules for CMOS circuits to facilitate IDDQ testing of bridging faultsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Test generation for current testing (CMOS ICs)IEEE Design & Test of Computers, 1990
- An engineering model for short-channel MOS devicesIEEE Journal of Solid-State Circuits, 1988