GOS defects in SRAM: fault modeling and testing possibilities
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Testing for coupled cells in random-access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Built-in current testing-feasibility studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A current testing for CMOS static RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fault detection and fault localization using I/sub DDQ/-testing in parallel testable FAST-SRAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Quiescent current analysis and experimentation of defective CMOS circuitsJournal of Electronic Testing, 1992
- Approach to the analysis of gate oxide shorts in CMOS digital circuitsMicroelectronics Reliability, 1992
- Test generation for current testing (CMOS ICs)IEEE Design & Test of Computers, 1990
- Fault detection in CMOS circuits by consumption measurementIEEE Transactions on Instrumentation and Measurement, 1989
- An Improved Method for Detecting Functional Faults in Semiconductor Random Access MemoriesIEEE Transactions on Computers, 1985
- Functional Testing of Semiconductor Random Access MemoriesACM Computing Surveys, 1983