Quarter-micrometer SPI (Self-aligned Pocket Implantation) MOSFET's and its application for low supply voltage operation
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 42 (1) , 78-86
- https://doi.org/10.1109/16.370032
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- An integrated 0.5 mu m CMOS disposable TiN LDD/salicide spacer technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A new half-micron p-channel MOSFET with LATIPS (large-tilt-angle implanted punchthrough stopper)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Design guidelines for deep-submicrometer MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High performance 0.1- mu m room temperature Si MOSFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A high-performance 0.25- mu m CMOS technology. I. Design and characterizationIEEE Transactions on Electron Devices, 1992
- Thermally Stable, Low‐Leakage Self‐Aligned Titanium Silicide JunctionsJournal of the Electrochemical Society, 1990
- Gate-voltage-dependent effective channel length and series resistance of LDD MOSFET'sIEEE Transactions on Electron Devices, 1987
- Relationship between measured and intrinsic transconductances of FET'sIEEE Transactions on Electron Devices, 1987
- Halo doping effects in submicron DI-LDD device designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- A half micron MOSFET using double implanted LDDPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1982